Regviz

Silicon Labs /EFR32BG24A010F1024IM48 /EMU_NS /EM4CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EM4CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/EMU_S/EM4CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0EM4ENTRY 0 (DISABLE)EM4IORETMODE 0 (BOD3SENSEEM4WU)BOD3SENSEEM4WU

EM4IORETMODE=DISABLE

Description

No Description

Fields

EM4ENTRY

EM4 entry request
EM4IORETMODE

EM4 IO retention mode

0 (DISABLE): No Retention: Pads enter reset state when entering EM4

1 (EM4EXIT): Retention through EM4: Pads enter reset state when exiting EM4

2 (SWUNLATCH): Retention through EM4 and Wakeup: software writes UNLATCH register to remove retention
BOD3SENSEEM4WU

Set BOD3SENSE as EM4 wakeup

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data